



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/737,149	12/15/2003	Young-Dong Nam	SAM-0476	6342
7590	04/07/2006		EXAMINER	
Steven M. Mills MILLS & ONELLO LLP Suite 605 Eleven Beacon Street Boston, MA 02108			LE, JOHN H	
			ART UNIT	PAPER NUMBER
			2863	
			DATE MAILED: 04/07/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	10/737,149	NAM, YOUNG-DONG
	Examiner John H. Le	Art Unit 2863

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).

Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 19 January 2006.  
 2a) This action is FINAL.                            2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-6 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-6 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 15 December 2003 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date. _____	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____

***Response to Amendment***

1. This office action is in response to applicant's response received on 01/19/2006.

***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-3 are rejected under 35 U.S.C. 103(a) as obvious over Fera (USP 6,405,147).

Regarding claims 1-2, Fera teaches a filter characteristic measuring method (e.g. Col.4, lines 30-43), comprising the steps of: generating an waveform signal (e.g. Col.23, lines 38-47); applying the waveform signal to a DUT (22a, Fig.3) having an analog filter (analog input port, output port, a finite impulse response (FIR) filter for equalization) through a digital channel (waveform generator 20) (e.g. Col.23, lines 14-38, 58-61); and measuring a gain of the analog filter in the DUT and a frequency characteristic by using an output of the analog filter (analog input port, output port, a finite impulse response (FIR) filter for equalization) (e.g. Col.23, lines 20-21, 58-64).

Although Fera is silent on the teaching of the steps of generating an impulse signal and apply the impulse signal to the DUT, however it would have been obvious to one of ordinary skill at the time the invention was made to teach

of the steps of generating an impulse signal and apply the impulse signal to the DUT for purpose of obtaining a method for measuring characteristic of an analog filter since the a finite impulse response (FIR) filter for equalization can be used for producing a measured result (e.g. Col.23, lines 58-64).

Regarding claim 3, Fera teaches an analog filter characteristic measuring method (e.g. Col.16, lines 25-30), comprising applying the waveform signal to an equalizing filter (analog input port, output port, a finite impulse response (FIR) filter for equalization) by using a digital channel (waveform generator 20) of an automatic tester (DUT) (e.g. Col.23, lines 14-38, 58-61), and then an output response of the equalizing filter is obtained (a finite impulse response (FIR) filter for equalization) and performing a differential and a fast Fourier transform (FFT) operation on the output response of the equalizing filter (e.g. Col.23, lines 14-38) so as to measure a boosting gain and a frequency response (e.g. Col.23, lines 58-64).

Although Fera is silent on the teaching of the steps of applying the impulse signal to the equalizing filter, however it would have been obvious to one of ordinary skill at the time the invention was made to teach of the steps of applying the impulse signal to the equalizing filter for purpose of obtaining a method for measuring characteristic of an analog filter since the a finite impulse response (FIR) filter for equalization can be used for producing a measured result (e.g. Col.23, lines 58-64).

4. Claims 4-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fera (USP 6,405,147) in view of Becker et al. (USP 5,929,628).

Regarding claims 4-6, Fera teaches a system for measuring a characteristic of a filter in a DUT employ an analog filter (e.g. Col.4, lines 30-43), said system comprising: a digital channel (waveform generator 20) for providing an waveform signal to the analog filter (analog input port, output port, a finite impulse response (FIR) filter for equalization) of DUT (e.g. Col.23, lines 14-38, 58-61); a digitizer for receiving an output signal of the analog filter so as to measure the characteristic of the filter (analog input port, output port, a finite impulse response (FIR) filter for equalization) (e.g. Col.23, lines 1, 20-21, 58-64), controller for controlling the digital channel (e.g. control input, Fig.6).

Although Fera is silent on the teaching a digital channel for providing an impulse signal without applying a since wave to the analog filter of the DUT, however it would have been obvious to one of ordinary skill at the time the invention was made to teach a digital channel for providing an impulse signal without applying a since wave to the analog filter of the DUT for purpose of obtaining a method for measuring characteristic of an analog filter since the a finite impulse response (FIR) filter for equalization can be used for producing a measured result (e.g. Col.23, lines 58-64).

Fera fails to teach a controller for controlling the digitizer.

Becker et al. teach a controller (206) for controlling the digital channel (212) and the digitizer (220)(see Fig.2A).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to include a controller for controlling the digital channel and the digitizer as taught by Becker et al. in a system for measuring a characteristic of a filter in a DUT of Erisson for the purpose of providing a tester that can automatically correct signal amplitude error introduced in its channel and data acquisition circuitry (Becker et al., Col.3, lines 14-17).

Regarding claim 5, Fera fails to teach the digitizer comprises: an anti-aliasing filter for antialiasing-filtering an output of the filter; an analog to digital (A/D) converter for converting a filter output outputted from the anti-aliasing filter into digital data; a memory for capturing the digital data outputted from the A/D converter at a determined storage region; a digital signal processing (DSP) for processing in signal the digital data captured at the memory; and a digital filter for receiving the process signal outputted from the DSP and digitally filtering the process signal..

Becker et al. teach the digitizer comprises: an anti-aliasing (287); an analog to digital (A/D) converter (260); a memory (262); a digital signal processing (DSP); and a digital filter (208)(e.g. Fig.2A, Col.8, lines 20-29).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to include an anti-aliasing (287); an analog to digital (A/D) converter (260); a memory (262); a digital signal processing (DSP); and a digital filter (208) as taught by Becker et al. in a system for measuring a characteristic of a filter in a DUT of Fera for the purpose of providing a tester that can

automatically correct signal amplitude error introduced in its channel and data acquisition circuitry (Becker et al., Col.3, lines 14-17).

***Response to Arguments***

5. Applicant's arguments filed 01/19/2006 have been fully considered but they are not persuasive.

-Applicant argues that the prior did not teach "applying the impulse signal to a DUT having an analog filter through a digital channel" as cited in claim 1.

Examiner position is that Fera teaches steps of applying the impulse signal to a DUT having an analog filter through a digital channel as discussed above.

-Applicant argues that the prior did not teach, "applying the impulse signal to an equalizing filter by using a digital channel and performing a differential and a fast Fourier transform (FFT) operation on output response of the equalizing filter and measuring a boosting gain and a frequency response" as cited in claim 3.

Examiner position is that Fera teaches steps of applying the impulse signal to an equalizing filter by using a digital channel and performing a differential and a fast Fourier transform (FFT) operation on output response of the equalizing filter and measuring a boosting gain and a frequency response as discussed above.

-Applicant argues that the prior did not teach, "system for measuring a characteristic of a filter in a DUT employing an analog filter, said system

comprising: a digital channel for providing an impulse signal without applying a sine wave to the analog filter of DUT" as cited in claim 4.

Examiner position is that Fera teaches system for measuring a characteristic of a filter in a DUT employing an analog filter (, said system comprising: a digital channel for providing an impulse signal without applying a sine wave to the analog filter of DUT as discussed above.

### ***Conclusion***

6. Specifically Fera has been added to other ground of rejection.

### ***Contact Information***

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to John H. Le whose telephone number is 571 272 2275. The examiner can normally be reached on 9:00 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John E. Barlow can be reached on 571 272 2269. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

John H. Le

Patent Examiner-Group 2863

April 1, 2006

  
John Barlow  
Supervisory Patent Examiner  
Technology Center 2800